The validity of the stress biases used in reliability studies of high-k dielectric is discussed by analyzing the stress biases used in previous works. For single layer dielectrics, stress biases near the time zero dielectric breakdown point have been used to reduce the test time. However, stacked dielectrics need a more careful approach to avoid overstress. We show that the majority of earlier work on the reliability of high-k dielectric used high electric field and those results may not be optimal for predicting intrinsic reliability characteristics. A simple guideline to avoid overstress is provided. © 2009 American Institute of Physics. ͓DOI: 10.1063/1.3122924͔ High-k dielectrics have been employed in state of the art semiconductor devices to reduce gate leakage current and to resume the scaling of equivalent oxide thickness ͑EOT͒ for short channel device control.
High-k dielectrics have been employed in state of the art semiconductor devices to reduce gate leakage current and to resume the scaling of equivalent oxide thickness ͑EOT͒ for short channel device control.
1,2 However, the reliability characteristics of high-k dielectrics have not been well understood due to their complicated structure. A typical high-k dielectric in a metal insulator semiconductor ͑MIS͒ structure has a stack composed of a high-k layer and an interfacial layer formed on the surface of the silicon substrate. The stacked structure affects the reliability characteristics of the high-k dielectric significantly but the validity of the stress method and interpretation of reliability test results have not been discussed in detail. For example, intrinsic breakdown characteristics of a high-k layer alone studied with a metalinsulator-metal capacitor structure have shown a strong dependence on the electric field ͑E BD ͒ ͑Ref. 3͒ while those of MIS structures are reportedly governed by the total charge fluence ͑Q BD ͒. 4, 5 Whether E BD or Q BD is the crucial factor in determining the reliability characteristics of SiO 2 gate dielectrics has been a subject of much discussion. [6] [7] [8] What then is the major factor in high-k dielectrics? Since the reliability of the stacked dielectric is affected by intrinsic reliability characteristics of both layers, a more systematic approach is needed to understand the impact of the stacked dielectric layer on reliability. Previous studies of the reliability of high-k dielectrics using MIS structures provided some insights into reliability characteristics but only a few studies were performed that considered the implication of stacked structures and, as will be shown below, most work used excessively high field stress. We will show that there is a discontinuity in the stress regime and those reliability characteristics of a high-k dielectric stack studied under a high field stress may not be applicable to a lower electric field case. 9 This work also attempts to provide a boundary condition that can be used to define the stress conditions to study the intrinsic reliability characteristics of stacked high-k dielectrics.
In this section, the electric field applied to each layer is analyzed, especially at the intrinsic breakdown field. First, the electric field at a given bias is calculated while varying the physical thickness of the high-k layer and the interfacial layer. The electric field values are calculated by distributing the stress bias with the ratio of the EOT of each layer, as shown in Eqs. ͑1͒ and ͑2͒. A small amount of gate bias applied to the substrate ͑surface potential͒ is ignored for simplicity. Also, complications from intermixing and other physical interactions are ignored for now. In the equations below, T hk and T ox are the electrical thicknesses of the high-k layer and interfacial layer, respectively, and T phy,hk and T phy,ox are physical thicknesses
Using Eqs. ͑1͒ and ͑2͒, more understanding of the stress bias condition can be seen as a function of the physical thickness of each layer. The X axis of the thickness map shown in Fig.  1 shows the thickness of the high-k layer, and the Y axis shows the thickness of the interfacial SiO 2 layer. This map is divided into three regions separated by lines representing the theoretical breakdown field of the high-k layer and SiO 2 layer, as will be shown below. 10 Region 1 represents the area where each layer of the gate stack in the map is under the intrinsic breakdown field at a given bias. In region 2, the SiO 2 layer is over the breakdown field, and in region 3, both the high-k layer and SiO 2 layer are over the breakdown field 
͑4͒
Line A in Fig. 1 represents Eq. ͑3͒ and line B represents Eq. ͑4͒. As the stress bias increases, the positions of line A and line B move upward. The exemplary gate stack ͓HfO 2 ͑2.5 nm͒ / SiO 2 ͑1 nm͔͒, designated with a cross mark in Fig. 1 , moves from region 1 to region 2 as the stress bias increases to 2.4 from 2.0 V. In this calculation, a tetragonal HfO 2 with a dielectric constant of 25 is used as the high-k dielectric and the interfacial layer are modeled as a pure SiO 2 layer with a dielectric constant of 3.9 for illustrative purposes. Values for the theoretical breakdown field E BD were borrowed from McPherson et al. 11 Since the line representing the SiO 2 breakdown ͑E bd,ox =15 MV/ cm͒ is always above the line representing the high-k dielectric breakdown ͑E bd,hk = 3.9 MV/ cm͒, the SiO 2 layer will reach its breakdown field before the tetragonal HfO 2 reaches its breakdown field in any combination of physical thickness when a stress bias is ramped up slowly. This analysis implicitly assumes a substrate injection stress where electrons are primary stress carriers to avoid complicating the electrical stress mechanism due to a hot hole injection. This conclusion matches previous observations claiming that the interfacial SiO 2 layer is more prone to a breakdown event than the high-k layer. [12] [13] [14] Figure 2 shows the cumulative breakdown voltage value for 4 nm HfO 2 with 0.6, 0.9, and 1.9 nm SiO 2 interfacial layers. The breakdown voltages measured at both gate injection and substrate injection stress conditions are shown. While some of the data points are scattered, the mean breakdown voltage values are taken at 50% of the cumulative curve and the electric field applied to the gate stack at the breakdown points was calculated using Eqs. ͑1͒ and ͑2͒. In this calculation, changes in the gate bias due to the Si surface potential and variations in dielectric constant due to the interaction of SiO 2 and HfO 2 are not considered. At the breakdown voltage, the electric field values applied to the HfO 2 layer range from ϳ4.4 to ϳ5.4 MV/ cm; those applied to the SiO 2 layer range from ϳ13 to ϳ33 MV/ cm. These results mean that the SiO 2 layer is likely broken at the hard breakdown point of the stacked layer. Thus, as explained in the previous section, too high of a stress bias should not be used.
Ideally, a stress bias should be chosen to put the sample in region 1 of the thickness map, where both layers are under the breakdown field. Otherwise, as in region 2 of Fig. 1 , the time-dependent dielectric breakdown ͑TDDB͒ characteristics of the whole stack can be strongly influenced by that of the SiO 2 layer. Using this method, the stress biases used in several previous publications addressing the TDDB or time zero dielectric breakdown ͑TZDB͒ characteristics of high-k dielectrics were analyzed ͑Fig. 3͒. 5, 13, [15] [16] [17] [18] [19] [20] [21] In many earlier works, stress biases put the device in the region 3, where both the high-k layer and interfacial layer are over their breakdown field. This kind of excessive stress could be used without a hard breakdown because the avalanche breakdown process of stacked high-k dielectric starts at a higher field than the intrinsic breakdown field of each layer due to less leakage current in the stacked structure ͑see Fig. 2͒ . However, the results obtained from region 3 cannot be extrapolated to understand the reliability mechanism of region 1, where the devices actually operate. Some works used a lower Cumulative % Region 3 Region 2 Region 1
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Thickness of high-k dielectric (A) [17] FIG. 3. ͑Color online͒ Thickness map showing the sample structures classified by region as defined in Fig. 1 . Numbers in brackets refer to the references used in this paper. electric field but their conclusions were primarily driven by the results from high fields. Whether the results from the three different regions shown in Fig. 1 can be unified into a single reliability model is left for future study as it needs further analysis but we suggest that reliability studies for stacked high-k dielectric should include consideration of the regime in which those studies are performed. The simple analysis shown in this work can be refined using more realistic gate stacks. For example, the interfacial layer can be replaced with an oxygen-deficient interfacial layer that may have a higher dielectric constant and lower breakdown field. Yet, the simple analysis clearly shows the limitations of current TDDB studies, which is the main goal of this work.
In summary, the validity of the stress biases used to study the TDDB of high-k dielectric has been discussed. For a single-layer dielectric, stress biases near the TZDB point are used to reduce the test time. However, our work showed that stacked dielectrics need a more careful approach. We suggest that, for a given gate stack, the stress bias should be adjusted to place the device in region 1 of Fig. 1 to study the intrinsic reliability characteristics even though this may increase the test time and cost. Whether the reliability tests done in different regions can be unified needs further study. 
